Midterm Exam

Navigation » List of Schools » California State University, Northridge » Computer » Computer 222 – Computer Organization » Fall 2021 » Midterm Exam

Need help with your exam preparation?

Existing Quiz Clients Login here

Below are the questions for the exam with the choices of answers:

Try The Exam

Question #1

ARM v8 was redesigned from v7 to be more like:

A ARMv5

B IA-64

C Apple A12X

D MIPS

Question #2

Any PSW contains:

A Flags

B Status bits

C Interrupt enables

D Flags, Status bits, and Interrupt enables

Question #3

Multi-level memory hierarchy from fastest to slowest:

A Main to L2 cache to L1

B General Registers to L1 cache to L2 cache

C Disk to Main to L2 cache

D L1 cache to L2 cache to L1 cache

Question #4

Which {MIPS, ARM} add instructions should be used for unsigned integers:

A addu, addu

B addi, add

C add, adds

D addu, add

Question #5

An SoC (like the Apple A13/14) can contain which functional elements:

A CPU + GPU cores

B NPU cores + ML unit

C Any of these

D L1 and L2 caches

Question #6

CPU’s Execution Unit contains all these:

A CPU + GPU

B ALU + registers

C ICU + PSW

D ALU + ICU + registers

Question #7

At the Macro architecture level, we address all of which units:

A Just CPU cores

B ICU + ALU + Registers

C Just GPU’s

D Cores and caches

Question #8

J-format is used for which MIPS instruction:

A bne

B addi

C la

D jal

Question #9

I-format is used for which MIPS instruction:

A lui

B jal

C addu

D div

Question #10

R-format is used for which MIPS instruction:

A add

B bgtz

C subi

D addi

Question #11

In general, any level cache may use which form of mapping:

A Direct

B Fully associative

C Set associative

D Any of these

Question #12

A CPU’s store word instruction will write a data word to (with write-though policy):

A L2 cache

B L1 D-cache

C Main memory

D Main memory, L1 D-cache, and L2 cache

Question #13

CPU General Registers are loaded directly from:

A L1 D-cache

B L3 cache

C L2 cache

D L1 I-cache

Question #14

Which register is not a GR in MIPS, but is a GR in ARMv5:

A PSR

B $a0

C PC

D SP

Question #15

For MIPS, where are the C, V, N, Z flags located:

A CP0 Status register

B CPU Cause register

C CPU GR

D CP1 $f2

Question #16

A MIPS CPU core may contain an Integer unit + any of these, except which one:

A CP0 + CP1

B FPU

C up to 4 co-processors

D GPU

Question #17

x86 is what kind of architecture:

A Mixed register

B General register

C Load-Store

D Dedicated register

Question #18

An x86 CPU, 32-bit contains:

A EAX, EBX, ECX, EDX registers, SI, DI, CS, SS registers, and 32-bit ALU

B SI, DI, CS, SS registers

C 32-bit ALU

D EAX, EBX, ECX, EDX registers

Question #19

A CPU core contains which blocks:

A ALU + L2 cache

B ALU + Registers

C L1 caches + Registers

D Execution Unit + L1 caches

Question #20

Currenty used ISA’s include these:

A MIPS32, ARMv6, x86-32, RISC III

B MIPS64, ARMv8, IA-32, RISC V

C MIPSIII, ARMv5, IA-32, RISC V

D MIPSV, ARMv7, x86-64, RISC IV

Question #21

MIPS primitives that ARMv7 does not have:

A syscall, break, lui

B mult, div

C beq, bgtz

D addi, subi

Question #22

ARMv7 primitives that MIPS does not have:

A syscall, lui

B call, jump

C push, bkpt, dbg

D addi, subi

Question #23

An ARMv7 “I-format” immediate value as an unsigned constant can range from 0 to:

A 16,384

B 224

C 4095

D 1023

Question #24

A MIPS “I-format” immediate value as a signed constant can range from 0 to:

A -65,565 to 65,564

B -32,768 to 32,767

C -16,383 to 16,384

D -256 to 255

Question #25

MIPS instruction: lw $r1,($r2) can address how much memory:

A 1 GB

B 32 MiB

C 2 MB

D 4 GiB

Try The Exam

Fresh Grad Lands Job as Real Estate Agent With Help from Professional Writers

Need help with your exam preparation?

Below are the questions for the exam with the choices of answers:

Christian S.

Tyra

Linda

Manush

We accept payment